

A SunCam online continuing education course

Free Open-Source Software (FOSS) in Engineering ©

By

Raymond L. Barrett, Jr., PhD, PE CEO, American Research and Development, LLC



1.0 Introduction to "Free Open-Source Software" (FOSS)

This course introduces the engineer to the subject of "Free Open-Source Software" (FOSS). Quotes from various sources are included widely throughout the course. Each quote is indicated by the use of the *italic* fonts to set it off, as well as the quote marks used. Each quote is obtained, along with a "screen shot" of its source from the internet, as are the tools themselves. The spelling errors within the quotes are kept as in the source and not corrected or otherwise edited in any way. Although there is a rich history of free distribution of software, some commercial ventures have striven to eliminate the practice, providing proprietary commercial and often copyrighted software products as an alternative. Commercial software has its advantages with deep and wide support that is sometimes lacking in the open-source community. However, the price of commercial software is often a barrier-to-entry for emerging small and medium enterprise (SME). As a particular case exemplified in this course, the "Silicon Renaissance Initiative" was formed to address the high-cost of Engineering Design Automation (EDA) software tools and the design flow for that use is presented. As an alternative, the commercial tools often require hundreds of thousands of dollars investment to support the design effort. In the USA, with its copyright enforcement, the SME faces competition from foreign entities with "illegal" copies of commercial software and thus cannot compete. This course illustrates both the general tools available and useful for any computer user and professional engineer with any practice specialty, as well as the professional engineer involved in designing electronic circuits.

2.0 Free Open-Source Software History

In the following long quote from Wikipedia, we see that FOSS has been available from the early days of computing.

"In the 1950s, 1960s, and 1970s, it was normal for computer users to have the freedoms that are provided by free software. Software was commonly shared by individuals who used computers and most companies were so concerned with selling their hardware devices, they provided the software for free. Organizations of users and suppliers were formed to facilitate the exchange of software; see, for example, SHARE and DECUS. By the late 1960s change was inevitable: software costs were dramatically increasing, a growing software industry was competing with the hardware manufacturer's bundled software products (free in that the cost was included in the hardware cost), leased machines required software support



while providing no revenue for software, and some customers able to better meet their own needs did not want the costs of "free" software bundled with hardware product costs. In United States vs. IBM, filed 17 January 1969, the government charged that bundled software was anticompetitive. [9] While some software might always be free, there would be a growing amount of software that was for sale only. In the 1970s and early 1980s, the software industry began using technical measures (such as only distributing binary copies of computer programs) to prevent computer users from being able to use reverse engineering techniques to study and customize software they had bought. In 1980, the copyright law (Pub. L. No. 96-517, 94 Stat. 3015, 3028) was extended to computer programs in the United States [10]

In 1983, <u>Richard Stallman</u>, longtime member of the <u>hacker</u> community at the <u>MIT Artificial Intelligence Laboratory</u>, announced the <u>GNU project</u>, saying that he had become frustrated with the effects of the change in culture of the computer industry and its users. ^[11] Software development for the <u>GNU operating system</u> began in January 1984, and the <u>Free Software Foundation</u> (FSF) was founded in October 1985. An article outlining the project and its goals was published in March 1985 titled the <u>GNU Manifesto</u>. The manifesto also focused heavily on the philosophy of free software. He developed <u>The Free Software Definition</u> and the concept of "<u>copyleft</u>", designed to ensure software freedom for all.

The <u>Linux kernel</u>, started by <u>Linus Torvalds</u>, was released as freely modifiable source code in 1991. The licence wasn't exactly a free software licence, but with version 0.12 in February 1992, he relicensed the project under the <u>GNU General Public License</u>. Much like Unix, Torvalds' kernel attracted the attention of volunteer programmers.

In 1997, <u>Eric Raymond</u> published <u>The Cathedral and the Bazaar</u>, a reflective analysis of the hacker community and free software principles. The paper received significant attention in early 1998, and was one factor in motivating <u>Netscape Communications Corporation</u> to release their popular <u>Netscape Communicator</u> Internet suite as <u>free software</u>. This code is today better known as <u>Mozilla Firefox</u> and <u>Thunderbird</u>.

Netscape's act prompted Raymond and others to look into how to bring free software principles and benefits to the commercial software industry. They concluded that FSF's social activism was not appealing to companies like Netscape, and looked for a way to rebrand the free software movement to emphasize the business potential of the sharing of source code. The new name they chose was "open source", and quickly <u>Bruce Perens</u>, publisher <u>Tim O'Reilly</u>, <u>Linus Torvalds</u>, and others signed on to the rebranding. The <u>Open</u>



<u>Source Initiative</u> was founded in February 1998 to encourage use of the new term and evangelize open source principles. [13]

While the <u>Open Source Initiative</u> sought to encourage the use of the new term and evangelize the principles it adhered to, corporations found themselves increasingly threatened by the concept of freely distributed software and universal access to an application's <u>source code</u>. A <u>Microsoft</u> executive publicly stated in 2001 that "open source is an intellectual property destroyer. I can't imagine something that could be worse than this for the software business and the intellectual-property business." [14] This view perfectly summarizes the initial response to FOSS by the majority of big business. However, while FOSS has historically played a role outside of the mainstream of private software development, companies as large as <u>Microsoft</u> have begun to develop official open source presences on the Internet.

Corporations ranging from IBM, Oracle, Google and State Farm are just a few of the big names with a serious public stake in today's competitive <u>open source</u> market signalling a shift in the corporate philosophy concerning the development of free to access software. [15]"

Again, as previously stated, the source of the quoted material above is from Wikipedia, located at:

http://en.wikipedia.org/wiki/Free_and_open-source_software

3.0 The GNU Project

The GNU Project, started by Richard Stallman is still thriving today and offers an extensive list of FOSS tools through their website. The following quote from the GNU website explains the background and details including a repeat of the history and present mission.

"The <u>GNU Project</u> was launched in 1984 to develop the GNU system. The name "GNU" is a recursive acronym for "GNU's Not Unix!". <u>"GNU" is pronounced g'noo</u>, as one syllable, like saying "grew" but replacing the r with n.

A Unix-like operating system is a <u>software collection</u> of applications, libraries, and developer tools, plus a program to allocate resources and talk to the hardware, known as a kernel.

"Free software" is a matter of liberty, not price. To understand the concept, you should think of "free" as in "free speech", not as in "free beer".



Free software is a matter of the users' freedom to run, copy, distribute, study, change and improve the software. More precisely, it refers to four kinds of freedom, for the users of the software:

The freedom to run the program, for any purpose (freedom 0).

The freedom to study how the program works, and adapt it to your needs (freedom 1). Access to the source code is a precondition for this.

The freedom to redistribute copies so you can help your neighbor (freedom 2).

The freedom to improve the program, and release your improvements to the public, so that the whole community benefits (freedom 3). Access to the source code is a precondition for this."



Screenshot 3.0 - The GNU Project Website

Again, as previously stated, the source of the quoted material above is from the GNU Project website, located at:

http://www.gnu.org/



4.0 The Free Software Foundation

The Free Software Foundation is an advocacy group that promotes the use of FOSS and defends its use.



Screenshot 4.0 - The Free Software Foundation Website

The following quote from the Free Software Foundation website details their mission.

"The FSF advocates for free software ideals as outlined in the <u>Free Software Definition</u>, works for adoption of free software and free media formats, and organizes <u>activist</u> <u>campaigns</u> against threats to user freedom like <u>Windows 7</u>, Apple's <u>iPhone</u> and <u>OS X</u>, <u>DRM on music</u>, ebooks and movies, and software patents.

We promote <u>completely free software distributions of GNU/Linux</u>, and advocate that users of the GNU/Linux operating system <u>switch to a distribution which respects their freedom</u>.

We drive development of the <u>GNU operating system</u> and <u>maintain a list of high-priority free</u> software projects to promote replacements for common proprietary applications.

We build and update <u>resources useful for the free software community</u> like the <u>Free Software Directory</u>, and the <u>free software jobs</u> board. We also provide <u>licenses for free software developers</u> to share their code, including the <u>GNU General Public License</u>."




The Free Software Foundation website is located at: http://www.fsf.org/

5.0 The Linux Operating System

On October 5, 1991, Linus Torvalds released the FOSS operating system kernel named "Linux" as a combination of his name Linus and the predecessor UNIX operating system. It was first released for the X86 computing platform, but has since been ported to numerous other platforms. Since that time, there have been multiple versions, including the GNU version above, that have been released to the public. Each version is associated with a different group of supporters, each with a different "business" model for supporting their activities. A few different versions of Linux that can be obtained as FOSS packages are listed below including a discussion of the associated business model.

5.1 Red Hat Linux – One version of Linux is distributed and supported by the commercial enterprise under the Red Hat logo. Although the Red Hat Linux software is fundamentally FOSS and can be downloaded and copied freely, the Red Hat organization offers training, consulting, and various forms of support to its client base on a fee basis.



Screenshot 5.1 - The Red Hat Linux Website



The Red Hat website is located at:

http://www.redhat.com/

The Red Hat value proposition is based on support as is evidenced by the following quotes from their website:

"Red Hat® recognizes that IT managers need more than just software or support to be costefficient and in control of their IT infrastructures. An infrastructure based on Red Hat open source solutions not only meets customer application needs today, but will be an ideal platform well into the future."

The support is obtained by paying a fee or subscription to Red Hat:

"In addition to high-quality software and tools, a Red Hat subscription includes access to an around-the-clock global network of the most experienced, motivated, and knowledgeable Linux® and middleware support engineers in the industry. Virtually extending your in-house expertise to ensure you manage your IT with confidence."

The quotes were obtained from: http://www.redhat.com/support/

5.2 Xubuntu Linux – Xubuntu is another well maintained FOSS version of Linux that does not offer the extensive support services. The mission and philosophy of the developers and maintainers of Xubuntu is expressed in the quotes below from their website.

"Xubuntu is a community developed operating system that is well-suited for laptops and desktops. Whether you use it at home, at school or at work Xubuntu contains all the applications you'll ever need, from word processing and email applications, to web server software and programming tools.

Xubuntu is and always will be free of charge. You do not pay any licensing fees. You can download, use and share Xubuntu with your friends, family, school or business for absolutely nothing."





Screenshot 5.2 - The Xubuntu Linux Website

The quotes and illustration were obtained from: http://xubuntu.org/

5.3 Various Operating System Distributions – It should be noted that the Red Hat website has the .com suffix while the Xubuntu website has the .org suffix. The difference indicates that one organization intends to make a profit from distributing and supporting the FOSS effort while the other does not. There are a sufficient number of versions of Linux that a user may have reservations about selecting any one of them for a particular application. Indeed, the user may find that a particular application recommends one version of Linux to the exclusion of others. In addition, there are FOSS packages that are configured to run only on commercial operating system software such as a particular set of Microsoft's Windows versions.



6.0 FOSS VirtualBox Virtual OS Support

Because various software packages may each require a different operating system, solutions have been developed that provide virtual hardware environments to support multiple concurrent operating systems on one set of hardware. One such FOSS solution is VirtualBox.

"Innotek initially offered the application under a <u>proprietary software</u> license. One version of the product was available at no cost for personal or evaluation use, subject to the VirtualBox Personal Use and Evaluation License (PUEL).^[7] In January 2007, VirtualBox Open Source Edition (OSE) was released as <u>free software</u>, subject to the requirements of the GNU General Public License (GPL), version 2.^[8]

The original developer, innotek, also contributed to the development of <u>OS/2</u> and <u>Linux</u> support in virtualization^[9] and OS/2 ports^[10] of products from <u>Connectix</u> which were later acquired by <u>Microsoft</u>. Specifically, innotek developed the "additions" code in both <u>Microsoft Virtual PC</u> and <u>Microsoft Virtual Server</u>, which enables various host-guest OS interactions like shared clipboards or dynamic viewport resizing.

Sun Microsystems acquired innotek in February 2008. [11][12][13]

<u>Oracle Corporation acquired</u> Sun in January 2010 and re-branded the product as "Oracle VM VirtualBox". [14][15][16]"

The quotes above about the history of VirtualBox were obtained from Wikipedia at: http://en.wikipedia.org/wiki/VirtualBox

VirtualBox can still be obtained as FOSS from the VirtualBox.org website at: https://www.virtualbox.org/

VirtualBox is described as:

"VirtualBox is a general-purpose full virtualizer for x86 hardware, targeted at server, desktop and embedded use."



A virtualizer is a software package that runs on one of several different "host" operating system software packages. VirtualBox lists several different Microsoft OS versions, Sun Solaris versions, Linux versions, as well as Unix itself. The present owner of VirtualBox, the Oracle corporation, offers several different pre-built versions of "guest" operating systems that can be loaded into VirtualBox. As an alternative, the user can load or compile their own choices as desired according to the instructions associated with a specific guest OS candidate.




Screenshot 6.1 - The VirtualBox Website

The quote describing VirtualBox and the illustration were obtained from: https://www.virtualbox.org/wiki/VirtualBox

Several example deployments using various host OS examples with different guest examples is shown above in the illustration below obtained from the site at: https://www.virtualbox.org/wiki/Screenshots





Screenshot 6.2 – Several VirtualBox Deployment Examples

Two advantages of using a "virtualizer" software package are:


- 1) "Drag & Drop" features are often supported between differing OS guests, and
- 2) Several OS software copies can be guests concurrently to isolate new applications.

7.0 OpenOffice Office Software Suite

The OpenOffice software suite is comprised of a word processing application, a spreadsheet application, a presentation application, a graphics application, and a database application, as well as a number of smaller tools. It provides nominal file exchange with multiple other tools, including corresponding popular products from Microsoft and others.

Deployed on different guest OS instances, it supports drag-and-drop file exchanges between different guest OS windows in VirtualBox. The suite of applications are useful for documentation and design of engineering projects despite the fact that they are not provided specifically for engineering activities.





Screenshot 7.0 – Apache's OpenOffice Suite

Apache describes the OpenOffice suite in the following quote:

"Apache OpenOffice is the leading open-source office software suite for word processing, spreadsheets, presentations, graphics, databases and more. It is available in many languages and works on all common computers. It stores all your data in an international open standard format and can also read and write files from other common office software packages. It can be downloaded and used completely free of charge for any purpose."


The quote and illustration were obtained from the website at: http://www.openoffice.org/

8.0 Eclipse Software Development Tools

The Eclipse set of software development tools are useful to the user needing to enter and debug programming code, compile that code, and document a project involving computer code. Such tools are directly applicable to the newly recognized "Software Engineer" Professional Engineering discipline, as well as the general computer-user community. The



Eclipse tools can be obtained directly from the Eclipse Foundation, or may be found included in many FOSS tools that require some element of computer program development.



Screenshot 8.0 – Eclipse Foundation Web Page

The Eclipse Foundation describes its mission and projects in the following quote:

"Eclipse is a community for individuals and organizations who wish to collaborate on commercially-friendly open source software. Its projects are focused on building an open development platform comprised of extensible frameworks, tools and runtimes for building, deploying and managing software across the lifecycle. The Eclipse Foundation is a not-for-profit, member supported corporation that hosts the <u>Eclipse projects</u> and helps cultivate both an open source community and an ecosystem of complementary products and services.

The Eclipse Project was originally created by IBM in November 2001 and supported by a consortium of software vendors. The Eclipse Foundation was created in January 2004 as an independent not-for-profit corporation to act as the steward of the Eclipse community. The independent not-for-profit corporation was created to allow a vendor neutral and open, transparent community to be established around Eclipse. Today, the Eclipse community consists of individuals and organizations from a cross section of the software industry."



The Eclipse quote and illustration were obtained from the website: http://www.eclipse.org/org/

9.0 GNU Octave Mathematical Modeling and Graphing Tools

The GNU Octave Tools are built around a specialized programming language. The tools are not written specifically for engineering applications but are extremely useful to many engineering disciplines involving numerical calculations and display as evidenced by the citation that it was originally developed for chemical engineering problem solving.



Screenshot 9.0 – GNU Octave Web Page

The GNU Octave web page can be found at: http://www.gnu.org/software/octave/

Octave is one of many GNU Project applications but is specifically described in the quotes below.



"GNU Octave is a high-level language, primarily intended for numerical computations. It provides a convenient command line interface for solving linear and nonlinear problems numerically, and for performing other numerical experiments using a language that is mostly compatible with Matlab. It may also be used as a batch-oriented language.

Octave has extensive tools for solving common numerical linear algebra problems, finding the roots of nonlinear equations, integrating ordinary functions, manipulating polynomials, and integrating ordinary differential and differential-algebraic equations. It is easily extensible and customizable via user-defined functions written in Octave's own language, or using dynamically loaded modules written in C++, C, Fortran, or other languages.

GNU Octave is also freely redistributable software. You may redistribute it and/or modify it under the terms of the GNU General Public License (GPL) as published by the Free Software Foundation."


The quote describing Octave was obtained from the website: http://www.gnu.org/software/octave/about.html

10.0 Ptolemy II Modeling, Simulation, and System Development Tools

Ptolemy II is a general-purpose system-level modeling and simulation tool developed by a group at the University of California at Berkeley.

The Ptolemy II software system is the extensive product of many years of research and development into concurrent models of computation used to describe systems of very diverse components. It was originally written in the C language and evolved through generations including SystemC implementations into its present form written in the Java language. In that regard, Ptolemy II is platform independent, requiring Java support by the operating system. Fortunately, Java is available as a virtual machine and ordinarily does not require compilation but can be install simply if obtained from the website: http://www.java.com/en/download/index.jsp





Screenshot 10.0 – Ptolemy II Web Page

The Ptolemy II Project web page is found at: http://ptolemy.eecs.berkeley.edu/

As for Ptolemy II, the tools are available in several generations including development versions by following the links from the Ptolemy II web page designated above.

"The Ptolemy project studies modeling, simulation, and design of concurrent, real-time, embedded systems. The focus is on assembly of concurrent components. The key underlying principle in the project is the use of well-defined models of computation that govern the interaction between components. A major problem area being addressed is the use of heterogeneous mixtures of models of computation. A software system called Ptolemy II is being constructed in Java.

The class of systems addressed by the project is sometimes called reactive systems. Reactive systems are those that interact with their environment at the speed of the environment. They



are often embedded systems, and have been contrasted with interactive systems, which react with the environment at their own speed, and transformational systems, which process a body of input data to produce a body of output data. Reactive systems typically include elements of signal processing, communications, and real-time control. They are typically implemented with mixed technologies, possibly including embedded software, custom digital hardware, configurable hardware, analog circuits, microwave circuits, and microelectromechanical systems (MEMS).


A key principle in the Ptolemy project is the use of multiple models of computation in a hierarchical heterogeneous design environment. A premise in this work is that no single general purpose model of computation is likely to emerge in the near future that will deliver what designers need. Modeling the diverse implementation technologies and their interaction is not reasonable within a homogeneous environment. Consider embedded DSP software controlling a MEMS device, for example. The MEMS device requires physical modeling using differential equations, a modeling technique that is entirely inappropriate for the DSP software. Moreover, the ability to validate designs and to synthesize high-quality implementations from high-level abstract models are both compromised by generality in the modeling framework.

The project aims to develop techniques supporting heterogeneous modeling, including both formal "meta-models" and a software laboratory for experimenting with heterogeneous modeling. In this context, it has explored methods based on dataflow and process networks, discrete-event systems, synchronous/reactive languages, finite-state machines, and communicating sequential processes. It has made contributions ranging from fundamental semantics to synthesis of embedded software and custom hardware."

The Ptolemy II Project descriptive quotes are found at the web page: http://ptolemy.eecs.berkeley.edu/

Embedded within the Ptolemy II system, and typical of many FOSS tools is a re-use of the Eclipse SDK tool for compiling C/C++ programming code. The Eclipse tools provide such a useful programming environment that it is natural to re-use it as a common platform. In this, as in many environments, the Eclipse tools are directed to use a specific compiler for the language of the program. In that context, it is also common for the Eclipse tools to utilize the GNU Project compilers.





Screenshot 10.1 – Ptolemy II Hamming Coder Showing the Eclipse SDK


As shown, within the Ptolemy II system, we found the Eclipse tools embedded to support the entry of the C/C++ source code for the Hamming Code example. Typically, the GNU compiler tools are employed with Eclipse in Ptolemy II to compile the source code to the target system's object code, whether that information is disclosed explicitly or not.

11.0 SourceForge Repository for FOSS Software

A wide range of FOSS software is available from the sourceforge repository. The categories are clear, but the very large number of applications packages leaves the casual investigator often bewildered as to the value of each entry. We see, however, that many of the applications shown in this course are listed on their website as available from sourceforge.

Sourceforge does not provide any guarantees of quality or suitability, but it is reasonably well monitored to prevent distribution of "malware" that is harmful to the user.





Screenshot 11.0 – Sourceforge FOSS Repository Web Page

The illustration above was obtained from the website at: http://sourceforge.net/

12.0 Silicon Renaissance Initiative: FOSS Specific to IC Design Engineering

The "Silicon Renaissance Initiative" is an informal, grass-roots effort of professionals and academics concerned with the decline of small and medium enterprise innovation in the engineering of Integrated Circuits (ICs) in the USA.

Certainly, the engineering community is aware of the great strides in computers, cell-phones, and other forms of electronics that has been made possible by the continued evolution of IC technology. There is a famous observation by Gordon Moore of Intel that advances in IC technology enable a "shrinking" in the lithographic technology associated with the fabrication of advanced IC devices to the tune of a halving of critical dimensions that can be constructed every 18 months. The observation has gotten the nickname of "Moore's Law" of IC technology. The "Law" has held true for more than five decades and continues still.



Associated with the shrinking of dimensions, there are "corollaries" that are consequences of that dimensional shrinking. One corollary is that the clock speed of digital circuits essentially doubles each time the dimensions shrink by one-half. That combination of speed increase with a decrease in cost per device has enabled the rapid improvement of a number of industries dependent on IC technology. We often hear examples of today's calculator being equivalent to a mainframe computer of several generations ago.

IC computer size, in terms of digital data bus width, has doubled regularly from that of the 4004, Intel's first 4-bit microprocessor to multi-core, 64-bit machines of today. That increase in data bus bandwidth, coupled with regular increases in speed has made today's microprocessors have truly amazing performance.

Coincident with the development of the computer hardware, the size of programs has increased, albeit mostly because of the available memory space and not because the software itself has gotten much better. The IC designer uses Engineering Design Automation (EDA) tools with algorithms that were developed in the 1960's on mainframe and minicomputer hardware. The IC EDA industry as exemplified by such entities as Cadence, Mentor Graphics, and others have improved the tools slowly, depending more on the hardware for performance increases.

Along with the constant lithographic shrinking of IC dimensions is the pressure placed on the IC fabricator in terms of constantly replacing or upgrading equipment every 18 months. The need for the fabricator or "fab" to invest in new technology knowing that the essential payback is constrained to a few generations of IC dimensions before the equipment is obsolete, and coupled with the ever-increasing cost of the replacement equipment has led to the dominance of a few very large IC fabrication facilities world-wide.

London's Economist Magazine did a profile of the IC industry of 2007 and showed that there were ~40 new IC fabrication facilities under construction world-wide (The Economist, April 4th-10th, 2009, "Briefing on The Semiconductor Industry," pp 71-73). Three were in the USA, two were in Europe, and the remaining 35 were in the "Far-East." Of the 35 under construction in the Far-East, the Economist article concluded that the construction was brought about mostly by perceptions of "national interest" at the new sites. One conclusion, seemingly borne-out by experience, is that there is now an over-capacity of fabrication facilities world-wide. Another conclusion of the article was that small and medium enterprises (SME) could take advantage of the over-capacity using a fab-less design business model and specialize in IC innovation.



Unfortunately, there are three major barriers-to-entry for SME IC design enterprises:

- 1) the cost of EDA software tools (much in excess of \$50k per designer),
- 2) the cost of fabrication access through a large fabrication facility, and
- 3) the cost of verification and production testing of advanced IC products.

In the USA, the commercial IC EDA companies have brought about a situation of "Unintended Consequences" that the Silicon Renaissance Initiative is attempting to address. EDA tools are made available to the university community for a few thousand dollars per year. The university community then uses the tools to essentially "train" the students in the use of the tools. Licensing restrictions makes the tools available for on-campus use only. The algorithms, data structures, and programs are supplied without access to the source code for students to examine. On graduation, the students find that their only source of employment is in a large enterprise that can afford the cost of the tools.

Any traveler to major cities in China and India can tell of the availability of illegal "bootleg" or "pirated" copies of the IC EDA tools for a few dollars, leading to the conclusion that SME organizations in those countries have an economic advantage relative to that cost item.

Free, Open-Source Software (FOSS) versions of EDA software substantially reduce the cost of entry to SME organizations. Also, introduction of those same tools in the university environment exposes the student to both the Computer Science aspects of the EDA tools as well as the IC engineering design issues. The student is better "educated" but less well "trained."

The issue of access to fabrication facilities can be addressed, at least for prototype quantities, using the MOSIS or CMP multi-project wafer fabrication services. Multiple designs share the cost of fabrication masks and the processing of a few wafers. Finally, the cost of verification and production testing is also addressed as part of the Silicon Renaissance Initiative with the introduction of "Open-Source" tester designs based on the acquisition of designs compatible with the standard National Instruments card cages.

Although much of this discussion is specific to the IC design engineer, it does make the case for the use of FOSS EDA tools in an engineering discipline. The development of the discussion begins with a tool suit that is useful to general design of electronic circuits through the fabrication of printed wiring boards. That subject matter is relevant to any electronics project regardless of further development of an integrated realization. The further remainder of the course discusses the set of FOSS EDA tools specific to the IC design



engineer as a more specialized example. Enough other FOSS tools are available for a concerned engineer to prepare a design support tool flow for other disciplines, but there is insufficient space to cover all disciplines in this course. Components that include Micro-Electro-Mechanical Systems (MEMS) technology such as sensors and valves that are realized using IC technology are supported by these tools but are not discussed in the following sections.

13.0 gEDA Project Electronic Design Automation (EDA) Tool Suite

The gEDA Project was started in 1998 to support the design of electronics hardware. It has matured from its original suite of tools alone into an organization that provides the basis for user-contributed EDA software written for electronics hardware design.


"The gEDA project is developing a full GPL'd suite and toolkit of Electronic Design Automation tools. These tools are used for electrical circuit design, schematic capture, simulation, prototyping, and production. Currently, the gEDA project offers a mature suite of free software applications for electronics design, including schematic capture, attribute management, bill of materials (BOM) generation, netlisting into over 20 netlist formats, analog and digital simulation, and printed circuit board (PCB) layout.

The tools involved in the suite enable you to professional-quality design of low- to mid-level complexity. Using the gEDA tools, you can create PCB of up to 8 layers (soon more) with an unlimited number of components and nets. The tools are suitable for use by students, educators, hobbyists, consultants, small businesses, and even in large corporations where an engineer might need to crank out a quick PC board (e.g. for a test stand) in a hurry."

The quote is taken from the gEDA wiki page at: http://wiki.geda-project.org/

The tools provided through the gEDA Project, **gschem** for schematic capture, **gnetlist** for netlist extraction from the schematic, and **gspice** for simulation are primarily intended for electronic circuit design capture and simulation prior to construction of a printed circuit board. An extensive and extensible library of components is available covering a wide range of readily obtainable active and passive devices.





Screenshot 13.0 – gEDA Project Web Page


The illustration is taken from the gEDA Project web page at: http://www.geda-project.org/

Once a design has been captured and simulated to the satisfaction of the circuit design engineer, the **pcb** tool can be used to design a printed circuit board from the mechanical data provided with the components used and the Bill of Material (BOM) generated to document the choices.

14.0 gEDA Project Electronic Design Printed Circuit Level Design

The design flow below illustrates the interactions of several of the tools in the process of designing a printed circuit board. The gEDA wiki stresses that essentially anyone interested in producing a printed circuit board can achieve good results with the tools.





Design Flow 14.0 – Printed Circuit Board Design Flow Using gEDA Tools


A tutorial for the gEDA package tools for printed circuit design that dates back to 2005 is available on-line in PDF format from Cambridge University at the URL: http://www-mdp.eng.cam.ac.uk/web/CD/engapps/geda/starting_gEDA_long.pdf

It is written for the user that is already familiar with the concepts of electronic circuit design, but is complete enough to provide familiarity with the basic capabilities of the gEDA tool suite well beyond what is presented here. Each tool has tutorial material available to the user associated with the distribution of individual packages. Because of the nature of FOSS, though, the user should expect numerous updates and be prepared to accept that the tools are improved constantly.

We present here a relatively short introduction to the tools to familiarize the reader with the design flow in an overview fashion.




14.1 Component Library Use to Construct a Schematic Diagram – To construct a schematic view of a circuit, the designer selects symbols from a library of components. An extensive library is provided with the tool suite and each component listed has an associated set of attributes that can be editied, copied to a new descriptor, or used as a template for extending the library.




Screen Shot 14.0 – gEDA Project Printed Circuit Board Component Library



Components are selected from the library and placed in the gschem schematic area where each component may be selected for review of its detailed attributes as shown below:




Screen Shot 14.1 – gschem with NMOS and PMOS Symbol Placement



Screen Shot 14.2 – gschem with NMOS Symbol Attributes Selected





Screen Shot 14.3 – gschem Tutorial Amplifier Example Schematic

14.2 Component Library Use to Support Simulation – To support simulation, symbols may be added to the schematic directing the gspice simulator where to find simulation models for specific components. This arrangement allows the designer to have independent databases for symbols and for models.


The component models for printed circuit level design are generally provided by the component manufacturer and are known as "macro-models" because they provide behavioral features of the component without revealing details enough for a competitor to construct a copy of the component.

For Integrated Circuit (IC) design projects, the models are identified with the fabrication facility chosen for the project and are obtained from the fabrication organization directly, or from a multi-project wafer broker service like MOSIS or CMP. Process-specific models, however are of sufficient detail that they may reveal enough for a competitor to copy a



design, or they may reveal much about the fabrication facilities processes and are usually held as confidential requiring special agreements prior to access.

14.3 **gspiceUI** Use to Support Simulation – To support simulation, gEDA provides the User Interface (**gspiceUI**) to combine access to multiple other tools and simplify simulations. The **gspiceUI** is directed to a specific **gschem** schematic through the "file" pull-down menu, automatically invokes the **gnetlist** tool to convert the interconnections on the schematic to a textual netlist required by **gspice**, finds the associated models from the model file directory, prepares, checks, and displays the netlist as shown below.




Screen Shot 14.3 – gspiceUI with Circuit Netlist Shown


From the **gspiceUI**, simulation environmental parameters can be designated including temperature, supply voltage levels, and simulation types. DC analysis is supported to establish the bias levels of all components and allow the designer to consider if static design limits are within acceptable ranges. AC analysis is supported that permits checking of small-signal behaviors and stabilities. Transient analysis is supported to permit large-signal circuit performance and component stress levels.

We see in the illustration below, that for a transient analysis the **gspice** tool produces a file with time instances and the values of selected signals at each time step. The **gspiceUI** also allows the selection of a number of compatible display software tools to present the data in a graphical display format. Sown below are the textual form and the **gaw** tool graphics.





Screen Shot 14.4 – gspiceUI with Transient Simulation Data List




Screen Shot 14.5 – gaw Tool with Transient Simulation Data Plot



15.0 pcb Printed Circuit Design Artwork

The printed circuit board is presented in graphical layout form a shown below. It is used to present enumerated components, the wiring "traces" and other "printed" features of the board, the "silk-screen" artwork showing component enumerators and placement, and mechanical features such as component lead and mounting holes. Associated with the **pcb** artwork is a "Gerber File" used by the printed circuit manufacturer to fabricate the board.



Screen Shot 15.0 – pcb Graphic Printed Circuit Board Artwork

16.0 gEDA Icarus and gtkwave Tools

Two other tools in the gEDA suite, **Icarus** and **gtkwave**, are targeted to the design and simulation of digital circuits and programmable digital components. For proprietary commercial off-the shelf (COTS) components, a proprietary additional tool specific to the component chosen is often require to complete the design but those tools are usually provided free of charge.

16.1 Icarus Verilog - Icarus Verilog supports the construction of a textual description of a digital circuit in the verilog hardware design language (HDL) that supports digital function design at several levels of abstraction. The levels of abstraction supported include transistor-



level digital circuits using pmos and nmos primitives found in CMOS logic design and in IC designs. The Register Transfer Level (RTL) is also supported, as well as primitive Boolean logic functions including nand, nor, not (for inverters), exor, and many more.

The Icarus Verilog tool is a compiler for the verilog HDL and produces intermediate files that are useful for producing netlists of many logic families, programmable logic devices including Field Programmable Gate Array (FPGA) devices.



Screenshot 16.0 – Icarus Verilog Web Page

The illustration is taken from the Icarus Verilog web page at: http://iverilog.icarus.com/

16.2 **gtkwave** Tool – **Icarus** Verilog produces a number of intermediate textual file outputs, some of which are used for the preparation of a netlist of components and another that supports the graphical display of transient simulation waveforms. The **gtkwave** tool displays the transient waveforms produced by the **Icarus** verilog simulations.

The transient response waveform is useful for deriving many timing issues but there does not seem to be a time-constraint design tool equivalent to "TimeMill," or a power constraint design tool equivalent to "PowerMill" which were commercial tools. All timing and power issues are derived from manual designer interventions; tedious but effective.





Screenshot 16.1 – Sourceforge gtkwave Web Page


The illustration is taken from the sourceforge **gtkwave** web page at: http://gtkwave.sourceforge.net/

17.0 Integrated Circuit (IC) Design-Specific Tools

The FOSS EDA tools that we have discussed thus far are quite effective and perform most of the tasks required to perform electronic circuit design at the Printed Circuit Board (PCB) level of construction. Mounted on the PCB, we most often find Integrated Circuit (IC) components that are modeled by and purchased from brand-name component suppliers. Occasionally, there are functions that cannot be obtained from commercially available off-the-shelf (COTS) suppliers. In those instances, a new IC design is undertaken if it is feasible from both a technical and economic viewpoint. Such special applications are most often associated with innovations in performance or economics and may be the target of product



development by Small and Medium Enterprise (SME) design firms. As discussed in a prior section, the "Silicon Renaissance Initiative" was formed to recommend FOSS tools that are already available or need to be developed in order to re-invigorate the domestic IC design capabilities of the USA in SME and university settings. The "Silicon Renaissance Initiative" is not starting from a "table-rasa" or "clean-slate" environment, however, but has collected references to the existing FOSS IC EDA tools that are presented here. Most of the FOSS IC EDA tools are already collected and distributed freely by Dr. Tim Edwards at the opencircuitdesign website. There is some overlap of tools between the gEDA suite and the opencircuitdesign collection, but there is ongoing work to make the boundaries transparent between suites of tools.



Screenshot 17.0 - Opencircuitdesign Web Page

The illustration is taken from the opencircuitdesign web page at: http://opencircuitdesign.com/

17.1 **XCircuit** Schematic Capture Tool – The **XCircuit** schematic capture tool is effective but does not have the extensive library of component models that are available with the **gschem** tool. Because **gschem** supports simulation seamlessly between PCB and IC levels of



abstraction, **gschem** is preferred in the Silicon Renaissance Initiative repertoire of tools. **XCircuit** is shown here for reference and may be used, perhaps with some difficulty over a mixed PCB and IC scope if desired.



Screenshot 17.1 – XCircuit Web Page

The illustration is taken from the opencircuitdesign web page at: http://opencircuitdesign.com/xcircuit/index.html


17.2 **Magic** IC Layout Tool – The FOSS Magic tool has been used in university and SME environments since the mid-1980s when it was developed under a grant to support a National Science Foundation (NSF) initiative to bring the early Carver-Mead approach to IC design into widespread university and SME use.

Magic enjoyed notable success in the university environment but was nearly displaced by deep-discount EDA tool offerings from commercial EDA tool vendors and their university programs. Dr. Tim Edwards was an early adopter of the Magic tool suite, maintaining, rewriting, and extending the tool suite as FOSS through today.

The flagship Magic tool uses a dimensioning system in "lambda" units that are indirectly defined in terms of the physical dimensions used in other tools. In this regard, there is an issue in simulation that requires a script to translate dimensions from lambda units into those compatible with spice model data structures. Dimensions are "extracted" from the layout and converted to a "sim" data structure that is used by the IRSIM simulator tool directly for digital simulations using the "ext2sim" tool supplied. The "sim" data structure is converted




to a "**spice**" netlist using the "**sim2spice**" tool that is also supplied and analog, digital, and mixed-signal circuits can be simulated using the **gspice** tool, once the model files are converted from lambda units to the metric dimensions required by the **gspice** tool.



Screenshot 17.1 – Magic Web Page

The illustration is taken from the opencircuitdesign web page at: http://opencircuitdesign.com/magic/





Screenshot 17.2 – Magic Layout of 5-Stage Ring Oscillator


17.3 **Magic** IC Layout of 5-Stage Ring Oscillator – The example above is that for 4 inverters and a 2-input NOR gate (with a connection/construction) error to show the need for the **netgen** tool discussed later. The "brown" structures represent diffusion patterns that make PMOS transistors, the "green" structures represent diffusion patterns that make NMOS transistors, the "red" structures represent deposited polysilicon patterns that make gate structures, and the "blue" structures represent deposited metallic layer patterns to connect the circuit. The remaining square patterns represent connections between layers.

Integrated circuit design makes no fundamental distinction between analog, digital, and mixed-signal circuits: they are all fundamentally somewhat analog in nature and simulated in a spice simulator much like purely analog designs.

Unfortunately, the Magic tool suite does not automatically generate schematics and that requires manual effort by the designer, In addition, the designer must reconcile the dimensions and models somewhat also. The Magic tool suite, though, does permit a path to automated generation of a netlist from a design such as that one shown above. The designer must then generate the intended schematic (if one is required) for documentation, simulate and verify that the schematic behavior and layout behaviors match.



We show below a **gschem** schematic intended to represent the **Magic** IC Layout of the 5-Stage Ring Oscillator.




Screenshot 17.3 – gschem Schematic of 5-Stage Ring Oscillator

17.4 **IRSIM** Simulation of the **Magic** 5-Stage Ring Oscillator – The Magic tool suite contains a simulator that is much simpler than a full **gspice** simulator. It does, however, extract from the design parameters that describe parasitic wiring effects, and capacitances so that it can make a straight-line approximation to the rise and fall times associated with digital signals. In this regard, and for digital circuits, it is often good practice to simulate the circuit extracted from the Magic layout using the **IRSIM** tool.

We show below the web page associated with the **IRSIM** simulator and provide a link to its location so that it can be reviewed in greater detail if desired. For the 5-Stage Ring Oscillator, **IRSIM** would provide a behavior tht does not match the expected behavior and point to an error in the layout, whereas the **gspice** simulation of the **gschem** schematic would provide more nearly correct behavior.




Once the behaviors are close to a match, we will use the **netgen** tool to compare netlists extracted from the Magic layout with the netlist derived from the **gschem** schematic.



Screenshot 17.4 – IRSIM simulation of a Ring Oscillator

The illustration is taken from the opencircuitdesign web page at: http://opencircuitdesign.com/irsim/index.html



Screenshot 17.5 – Netgen Netlist Comparison Tool



The **netgen** illustration is taken from the opencircuitdesign web page at: http://opencircuitdesign.com/netgen/index.html



Screenshot 17.6 – Magic Version of PCB Tool

The **PCB** illustration is taken from the opencircuitdesign web page at: http://opencircuitdesign.com/pcb/index.html

The Magic Tool suite also contains a version of the **PCB** layout tool shown above, but the coupling of the tool with a schematic is not as closely linked as in the case with the gEDA version.


18.0 New Magic Tools for Digital Design

The Magic Tool suite, much as is the case with the gEDA tool suite is under constant improvement and enhancement. Fundamentally, though it is driven by the layout or physical design project inputs. In gEDA, the digital design is driven by the schematic and a loosely coupled dependence on verilog through the Icarus tool.

There is some attempt to support verilog from Magic, particularly using a characterized cell library available in the university community that is suitable for automated synthesis to layout. Magic was used in the development of the cells and IRSIM in the characterization.

www.SunCam.com Copyright® 2012 Raymond L. Barrett, Jr.





Screenshot 18.0 – Magic Digital Design Flow

The Digital Design Flow illustration is taken from the opencircuitdesign web page at: http://opencircuitdesign.com/verilog/index.html

19.0 Open Source Verilog Designs at OpenCores

OpenCores is an organization that provides a repository of existing designs for a wide variety of project components at several levels of functionality. There are restrictions of the use of some of the files for commercial purposes, but a lot can be learned from examples given. There are instances in the press of commercial entities that have used OpenCores designs in their products and were restrained from selling products without providing copies of all information on an open-source basis. In this case the FOSS of the work product is more of an Intellectual Property (IP) issue that the FOSS nature of the tools and the entirely original designs produced using those tools. The user is cautioned to read the licensing agreements carefully and determine if any of the FOSS elements are passed into a design or if the design work-product is totally independent of the tools used.

The following quote from OpenCores describes their mission:

"OpenCores is the world's largest site/community for development of hardware IP cores as open source.




OpenCores.org host the source code for different digital HW projects (IP-cores, SoC, boards, etc) and support the users with different tools, platforms, forums and other useful information. Please join us!"

The quote above is taken from the OpenCores web page at: http://opencores.org/

20.0 Open Source VHDL Designs

Another FOSS design flow is supported for VHDL; another older version of a hardware design language used mostly in universities and sometimes specified for use in military contracts. The Alliance VHDL tools are supported by a French university



Screenshot 19.0 – Alliance Digital Design Flow

The illustration above is taken from the Alliance web page at: http://www-soc.lip6.fr/recherche/cian/alliance/



21.0 FOSS in Engineering Summary and Conclusions

This course introduced the engineer to the subject of "Free Open-Source Software" (FOSS). Quotes from various sources are included widely and attributed to their source throughout the course. The price of commercial software is often a barrier-to-entry for emerging small and medium enterprise (SME) and for the case of circuit designs in electronic engineering to both the printed circuit design and Integrated Circuit design levels, a design flow using only FOSS was demonstrated to exist. As the particular case exemplified in this course, the "Silicon Renaissance Initiative" tool recommendations were shown to illustrate Engineering Design Automation (EDA) software tools and the design flow for that use. As an alternative, the commercial tools often require hundreds of thousands of dollars investment to support the design effort. In the USA, with its copyright enforcement, the SME faces competition from foreign entities with "illegal" copies of commercial software and thus cannot compete. This course illustrates both the general tools available and useful for any computer user and professional engineer with any practice specialty, as well as the professional engineer involved in designing electronic circuits.